可能感兴趣的商品

最近浏览过的商品

pic

LTC2299CUP#TRPBF

厂商:
Linear
类别:
A/D 数据转换器
包装:
Tape & Reel (TR)
封装:
64-QFN
无铅情况/ROHS:
无铅
描述:
Dual 14-Bit, 80Msps Low Power 3V ...

我要询价我要收藏

  • 参数
  • 描述
参数 数值
数据接口 Parallel
位数 14
转换器数目 2
每秒采样率 80M
最大耗散功率 516mW
电源电压 Single Supply
安装类型 Surface Mount
工作温度 0°C ~ 70°C
Bits (bits) 14
Channels (#) 2
Speed (Msps) 80
SINAD (dB) 72.9
Power (mW) 444
I/O Parallel CMOS
Supply Voltage Range 3V
Packages QFN-64
Features
ADCs (#) 2
Simultaneous (yes/no) yes
SFDR (dB) 90
THD dB (dB)
DNL (LSB) 0.5
INL LSB (LSB) 1.2
Offset LSB (LSB) 16
Full-Scale Error LSB (LSB) 80
Input Span ±1V, ±0.5V
Input Drive Differential, Single Ended
Latency (#) 6
Crosstalk (dB) -110
Internal Reference (yes/no) yes
Bipolar Input (yes/no) yes
Shutdown (yes/no) yes
Extended Temp C, I
Comments Dual 14-Bit, 80Msps Low Power 3V ADC
Featured no
Date Added 1984-01-01
Price 1k * $37.50 (LTC2299CUP)
New no

特点
Integrated Dual 14-Bit ADCs
Sample Rate: 80Msps
Single 3V Supply (2.7V to 3.4V)
Low Power: 444mW
73dB SNR at 70MHz Input
90dB SFDR at 70MHz Input
110dB Channel Isolation at 100MHz
Multiplexed or Separate Data Bus
Flexible Input: 1V P-P to 2V P-P Range
575MHz Full Power Bandwidth S/H
Clock Duty Cycle Stabilizer
Shutdown and Nap Modes
Pin Compatible Family 105Msps: LTC2282 (12-Bit), LTC2284 (14-Bit) 80Msps: LTC2294 (12-Bit), LTC2299 (14-Bit) 65Msps: LTC2293 (12-Bit), LTC2298 (14-Bit) 40Msps: LTC2292 (12-Bit), LTC2297 (14-Bit) 25Msps: LTC2291 (12-Bit), LTC2296 (14-Bit)
64-Pin (9mm × 9mm) QFN Package

典型应用

典型应用

描述
The LTC?2299 is a 14-bit 80Msps, low power dual 3V A/D converter designed for digitizing high frequency, wide dynamic range signals. The LTC2299 is perfect for demanding imaging and communications applications with AC performance that includes 73dB SNR and 90dB SFDR for signals well beyond the Nyquist frequency.
DC specs include ±1.2LSB INL (typ), ±0.5LSB DNL (typ) and ±0.5LSB INL, ±0.5LSB DNL over temperature. The transition noise is a low 1.2LSB RMS .
A single 3V supply allows low power operation. A separate output supply allows the outputs to drive 0.5V to 3.6V logic. An optional multiplexer allows both channels to share a digital output bus.
A single-ended CLK input controls converter operation. An optional clock duty cycle stabilizer allows high performance at full speed for a wide range of clock duty cycles.

请选择文档类型: