产品分类 > 处理器 > ColdFire/68K > MC68MH360ZQ25VL

可能感兴趣的商品

最近浏览过的商品

pic

MC68MH360ZQ25VL

厂商:
Freescale
类别:
ColdFire/68K
包装:
-
封装:
PBGA 357 25*25*1.2P1.27
无铅情况/ROHS:
有铅
描述:
QUICC, 2SMC, 1SPI

我要询价我要收藏

  • 参数
  • 描述
  • 文档
参数 数值
Part Number MC68MH360ZQ25VL
Budgetary Price($US) 100 @ $56.15 each
Communication Protocol X.21 / V.14 / UART / Transparent / SS7 / Profibus / HDLC / Ethernet / DDCMP / BISYNC / AppleTalk
Minimum Package Quantity (MPQ) 44
I/O Operating Voltage (Max) (V) 3.3
Life Cycle Description (code) NOT RECOMMENDED(DECLINING)
Preferred Order Quantity (POQ) 440
REACH SVHC Freescale REACH Statement
RoHS Compliant No
Serial Interface - Number of Interfaces 4 / 2 / 1
Description QUICC, 2SMC, 1SPI
Device Production Availability 11 Mar 2005
Harmonized Tariff (US) Disclaimer 8542.31.0000
Material Composition Declaration (MCD) Download MCD Report Download MCD Report
Maximum Time at Peak Temperature (s) 40
MPQ Container TRAY
Pb-Free No
Package Description and Mechanical Drawing PBGA 357 25*25*1.2P1.27
Moisture Sensitivity Level (MSL) 3
Pin/Lead/Ball Count 357
Status Not Recommended for New Design
Package Length (nominal) (mm) 25.000
Package Material Plastic
Package Width (nominal) (mm) 25.000
POQ Container BOX
Bus Frequency (Max) (MHz) 25
Debug Features JTAG
Peak Package Body Temperature (PPT)(°C) 260
Tape & Reel No
UL94 (plastics flammability test) V0: burning stops within 10 seconds on a vertical specimen; no drips allowed
Device Sample Availability 11 Mar 2005
Device Weight (g) 2.17370
Export Control Classification Number (US) 3A991
Floor Life 168 HOURS
Leadtime (weeks) 8
Micron Size (μm) .57
Application/Qualification Tier COMMERCIAL, INDUSTRIAL
Internal RAM (kByte) 2.5
Material Type Tested Packaged Device
Serial Interface - Type SCC / SMC / SPI
RoHS Certificate of Analysis (CoA) Contact Us
Number of Reflow Cycles 3
Mounting Style Surface Mount
Package Thickness (nominal) (mm) 2.310
Sample Exception Availability N

The MC68302 is a versatile one-chip processor that incorporates the main building blocks needed for the design of a wide variety of networking and communications products.

The MC68302 was the first device to offer the benefits of a closely coupled, industry-standard, MC68000/MC68008 microprocessor core and a flexible communications architecture. This multi-channel communications device may be configured to support a number of popular industry-standard interfaces, including those for the Integrated Services Digital Network (ISDN) basic rate and terminal adapter applications. Through a combination of architectural and programmable features, concurrent operation of different protocols is easily achieved using the MC68302. Data concentrators, modems, line cards, bridges, and gateways are examples of other suitable applications for this versatile device.

The MC68302 is an HCMOS device consisting of an MC68000/MC68008 microprocessor core, a system integration block (SIB), and a communications processor (CP).

This device is still recommended for new designs.


Features

  • MC68000/MC68008 Microprocessor Core
  • Efficient architecture involves a separate RISC processor for handling communications
  • Three Serial Communications Controllers (SCCs)
  • Support for HDLC/SDLC, Bisync, UART, DDCMP, and Totally Transparent protocols.
  • Two Serial Management Controllers (SMCs) for IDL and GCI Channel.
  • Available at 16, 20, 25, and 33 MHz in three different Thin Quad Flat Pack Packages.
  • Strong 3rd Party tools support.
Typical Applications
  • ISDN equipment
  • Data Concentrators
  • Modems
  • Line Cards
  • Network Bridges
  • Gateways
  • MC68000/MC68008 Microprocessor Core (May be disabled to use the IMP as a peripheral)
  • SIB Including:
    • Independent Direct Memory Access (IDMA) Controller
    • Interrupt controller with two modes of operation
    • Parallel I/O ports, some with interrupt capability
    • On-Chip 1152-bytes of dual-port RAM
    • Three timers, with a software watchdog timer
    • Four programmable chip-select lines with wait-state logic
    • Programmable address mapping of dual-port RAM and IMP registers
  • On-Chip clock generator with an output clock signal
  • System Control
    • Bus arbitration logic with low interrupt latency support
    • System control register
    • Hardware watchdog for monitoring bus activity
    • Low power (Standby) modes
    • Disable CPU logic (M68000)
    • Freeze control for debugging selected on-chip peripherals
    • DRAM refresh controller
  • CP Including:
    • Main controller (RISC Processor)
    • Three full-duplex Serial Communication/Controllers with the following protocols:
      • HDLC/SDLC
      • Bisync
      • UART
      • DDCMP
      • Totally Transparent
      • V.110
    • Six serial DMA channels dedicated to the three SOCs
    • Capability to send/receive up to eight buffers/frames without M68000 core intervention
    • Flexible physical interface accessible by SCCs for Inter-chip Digital Link (IDL), General Circuit Interface (GCI).
    • Pulse Code Modulation (PCM), and Non-multiplexed Serial Interface (NMSI) Operation.
Packaging Information
文档名称 文档类型 软件 描述
Users Guides
文档名称 文档类型 软件 描述
Errata
文档名称 文档类型 软件 描述
Selector Guides
文档名称 文档类型 软件 描述
Reference Manuals
文档名称 文档类型 软件 描述
Data Sheets
文档名称 文档类型 软件 描述
Fact Sheets
文档名称 文档类型 软件 描述
Application Notes
文档名称 文档类型 软件 描述
Product Change Notices
文档名称 文档类型 软件 描述