可能感兴趣的商品

最近浏览过的商品

pic

MMA6331LT

厂商:
Freescale
类别:
加速度传感器
包装:
-
封装:
LGA 14 3*5*1.0P0.8
无铅情况/ROHS:
无铅
描述:
4G XY LGA 14 LEAD ENH

我要询价我要收藏

  • 参数
  • 描述
  • 文档
参数 数值
X, Y
加速范围 ±4g, 12g (Config)
灵敏度 308mV/g, 83.6mV/g
工作电压 2.2 V ~ 3.6 V
输出类型 Analog
带宽 400Hz
安装类型 Surface Mount
Description 4G XY LGA 14 LEAD ENH
Package Length (nominal) (mm) 3.000
Package Material Plastic
POQ Container BOX
Tape & Reel No
Material Composition Declaration (MCD) Download MCD Report Download MCD Report
Preferred Order Quantity (POQ) 5000
Export Control Classification Number (US) EAR99
Life Cycle Description (code) NOT RECOMMENDED(DECLINING)
Sensitivity (Typ) (mV/g) 308
UL94 (plastics flammability test) V0: burning stops within 10 seconds on a vertical specimen; no drips allowed
Mounting Style Surface Mount
Pin/Lead/Ball Count 14
Accelerometer output Analog
Maximum Time at Peak Temperature (s) 40
MPQ Container TRAY
Acceleration (g) 4 / 8
Pb-Free No
Package Width (nominal) (mm) 5.000
REACH SVHC Freescale REACH Statement
RoHS Certificate of Analysis (CoA) Download RoHS CoA Report
Sensing Axis XY
Package Thickness (nominal) (mm) 1.000
RoHS technical exemption(s) 7c-I
Device Sample Availability 20 Apr 2010
Package Description and Mechanical Drawing LGA 14 3*5*1.0P0.8
Start up response time (Typ) (ms) 1
Supply Voltage (Min-Max) (V) 2.2 to 3.6
2nd Level Interconnect e4
Budgetary Price($US) 10000 @ $1.15 each
Device Weight (g) .03300
Number of Reflow Cycles 3
Peak Package Body Temperature (PPT)(°C) 260
Sample Exception Availability N
Part Number MMA6331LT
Status Not Recommended for New Design
Device Production Availability 20 Apr 2010
Rolloff Frequency (Typ) (Hz) 400
Sleep Mode Reponse Time (Typ) (ms) 0.5
Harmonized Tariff (US) Disclaimer 8542.39.0000
Material Type Tested Packaged Device
Moisture Sensitivity Level (MSL) 3
Special Features Acceleration 0g detect
Application/Qualification Tier COMMERCIAL
Floor Life 168 HOURS
Halogen Free Yes
Leadtime (weeks) 12
Micron Size (μm) 1.5
Minimum Package Quantity (MPQ) 500
Supply Voltage (Typ) (V) 3.6
Zero g Output (Typ) (V) 1.4

The MSC7116 device is a highly integrated DSP processor that contains the StarCoreTM SC1400 core, 384 KB of SRAM memory, a 16 KB 16-way Instruction Cache, an 8 KB boot ROM, a 10/100 Mbps MII/RMII Ethernet interface, two 128-channel Time-Division Multiplexing (TDM) interfaces with hardware support for μ/A-law decoding/encoding, a UART, a 32-channel DMA controller, a 16-bit Host Interface (HDI16) to support an external host processor, a programmable interrupt controller (PIC), an I⊃2;C interface, two 16-bit quad cascadable timers, GPIO signals, and OCE10 module and event port for enhanced debug and system integration capability. The SC1400 core has four ALUs and performs at 1000 DSP Million Multiply Accumulates per Second (MMACS) with an internal 266 MHz clock at 1.2 V.

Target Applications

The MSC7116 device targets high-bandwidth highly computational DSP applications and is optimized for Enterprise class packet telephony applications, providing a competitive price per channel for voice-over-packet systems.

View Block Diagram

Features

  • 1000 MMACS running at 266 MHz
  • Four 16-bit data ALUs, sixteen 40-bit data registers, and twenty-seven 32-bit address registers
  • Up to six instructions executed per clock cycle
  • Variable-length execution set (VLES) model
  • JTAG port designed to comply with  Std 1149.1TM and OCE10 module
  • SC1400 core processor
  • 16 KB, 16-way instruction cache (ICache)
  • Programmable instruction fetch unit
  • Write buffer (4-entry)
  • Extended core interface module
  • 408 KB total
  • 192 KB of M1 memory
  • 16 KB ICache
  • 192 KB internal shared memory (M2)
  • 8 KB boot ROM
  • DDR memory controller
  • Glueless interface to 133 MHz DDR-DRAM
  • 14-bit external address bus supporting up to 1 GB of DDR memory 
  • 16- or 32-bit external data bus
  • Byte enables, atomic operation, and data pipelining
  • Multi-channel DMA controller with up to 32 time-multiplexed channels
  • Priority-based time-multiplexing between channels using 16 internal priority levels
  • Priority can be fixed or round-robin 
  • Flexible channel configuration
  • IEEE 802.3, 802.3u, 802.3x, and 802.3ac compliant 10/100 Mbps MII/RMII Ethernet interface
  • Two time-division multiplexing (TDM) modules, each supporting up to 128 channels and glueless interface to E1/T1 frames and MVIP, SCAS, and H.110 buses
  • 16-bit host interface (HDI16) with glueless connection to industry-standard microcontrollers, microprocessors, and DSPs
  • Two 16-bit quad timers
  • RS-232 interface/universal asynchronous receiver/transmitter (UART)
  • I⊃2;C interface
  • Up to 37 general-purpose input/output (GPIO) signals
请选择文档类型:
Data Sheets
文档名称 文档类型 软件 描述
MMA6331LTPDF下载 点击下载 点击下载 MMA6331L